公开(公告)号：US10930047B2

公开(公告)日：2021-02-23

申请号：US16707455

申请日：2019-12-09

Applicant: Apple Inc.

Inventor： Terence M. Potter ,  Richard W. Schreyer ,  James J. Ding ,  Alexander K. Kan ,  Michael Imbrogno

IPC: G06F12/00 ,  G06T15/00

Abstract: Techniques are disclosed relating to synchronizing access to pixel resources. Examples of pixel resources include color attachments, a stencil buffer, and a depth buffer. In some embodiments, hardware registers are used to track status of assigned pixel resources and pixel wait and pixel release instruction are used to synchronize access to the pixel resources. In some embodiments, other accesses to the pixel resources may occur out of program order. Relative to tracking and ordering pass groups, this weak ordering and explicit synchronization may improve performance and reduce power consumption. Disclosed techniques may also facilitate coordination between fragment rendering threads and auxiliary mid-render compute tasks.

公开(公告)号：US20200167986A1

公开(公告)日：2020-05-28

申请号：US16707455

申请日：2019-12-09

Applicant: Apple Inc.

Inventor： Terence M. Potter ,  Richard W. Schreyer ,  James J. Ding ,  Alexander K. Kan ,  Michael Imbrogno

IPC: G06T15/00 ,  G06F12/00

Abstract: Techniques are disclosed relating to synchronizing access to pixel resources. Examples of pixel resources include color attachments, a stencil buffer, and a depth buffer. In some embodiments, hardware registers are used to track status of assigned pixel resources and pixel wait and pixel release instruction are used to synchronize access to the pixel resources. In some embodiments, other accesses to the pixel resources may occur out of program order. Relative to tracking and ordering pass groups, this weak ordering and explicit synchronization may improve performance and reduce power consumption. Disclosed techniques may also facilitate coordination between fragment rendering threads and auxiliary mid-render compute tasks.

公开(公告)号：US11430174B2

公开(公告)日：2022-08-30

申请号：US17150472

申请日：2021-01-15

Applicant: Apple Inc.

Inventor： Terence M. Potter ,  Richard W. Schreyer ,  James J. Ding ,  Alexander K. Kan ,  Michael Imbrogno

IPC: G06F12/00 ,  G06T15/00

Abstract: Techniques are disclosed relating to specifying memory consistency constraints. In some embodiments, an instruction may specify, for a memory operation, a type of memory consistency and a scope at which to enforce the type of consistency. For example, these fields may specify whether to sequence memory accesses relative to the operation at one or more of multiple different cache levels based on the type of memory consistency and the scope.

公开(公告)号：US20210134045A1

公开(公告)日：2021-05-06

申请号：US17150472

申请日：2021-01-15

Applicant: Apple Inc.

Inventor： Terence M. Potter ,  Richard W. Schreyer ,  James J. Ding ,  Alexander K. Kan ,  Michael Imbrogno

IPC: G06T15/00 ,  G06F12/00

Abstract: Techniques are disclosed relating to specifying memory consistency constraints. In some embodiments, an instruction may specify, for a memory operation, a type of memory consistency and a scope at which to enforce the type of consistency. For example, these fields may specify whether to sequence memory accesses relative to the operation at one or more of multiple different cache levels based on the type of memory consistency and the scope.

公开(公告)号：US20180182154A1

公开(公告)日：2018-06-28

申请号：US15388985

申请日：2016-12-22

Applicant: Apple Inc.

Inventor： Terence M. Potter ,  Richard W. Schreyer ,  James J. Ding ,  Alexander K. Kan ,  Michael Imbrogno

IPC: G06T15/00 ,  G06T15/80

CPC classification number: G06T15/005

Abstract: Techniques are disclosed relating to synchronizing access to pixel resources. Examples of pixel resources include color attachments, a stencil buffer, and a depth buffer. In some embodiments, hardware registers are used to track status of assigned pixel resources and pixel wait and pixel release instruction are used to synchronize access to the pixel resources. In some embodiments, other accesses to the pixel resources may occur out of program order. Relative to tracking and ordering pass groups, this weak ordering and explicit synchronization may improve performance and reduce power consumption. Disclosed techniques may also facilitate coordination between fragment rendering threads and auxiliary mid-render compute tasks.