-
公开(公告)号:US10432210B1
公开(公告)日:2019-10-01
申请号:US16028002
申请日:2018-07-05
Applicant: Analog Devices Global Unlimited Company
Inventor: Shanthi Pavan Yendluri , Donald W. Paterson , Victor Kozlov , Hajime Shibata
Abstract: Continuous-time pipeline analog-to-digital converters can achieve excellent performance, and avoid sampling-related artifacts traditionally associated with discrete-time pipeline ADCs. However, the continuous-time circuitry in the ADCs can pose a challenge for digital signal reconstruction, since the transfer characteristics of the continuous-time circuitry are not as well characterized or as simple as their discrete-time counterparts. To achieve perfect digital signal reconstruction, special techniques are used to implement an effective and efficient digital filter that combines the digital output signals from the stages of the CT ADCs.