知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.018 seconds)

    METHODS AND APPARATUS FOR STORING AND DELIVERING COMPRESSED DATA
    1.
    发明申请
    METHODS AND APPARATUS FOR STORING AND DELIVERING COMPRESSED DATA 有权
    用于存储和传送压缩数据的方法和装置

    公开(公告)号：US20140340527A1

    公开(公告)日：2014-11-20

    申请号：US14282330

    申请日：2014-05-20

    Applicant: ADVANCED MICRO DEVICES, INC.

    Inventor： Winthrop Wu ,  Sebastien Nussbaum

    IPC: H04N17/00

    CPC classification number: H04N17/00 ,  G06F3/1423 ,  G06F13/28 ,  G09G5/006 ,  G09G2350/00 ,  G09G2370/047 ,  G09G2370/10 ,  H04N1/32571 ,  H04N17/04 ,  H04N21/43632 ,  H04N21/44231 ,  H04N21/6582

    Abstract: A video device having data lanes and a method of operating the video device includes generating performance monitoring and/or debug data in response to the operation of the video device. The generated data is sampled from component of the video device operating in various clocking domain. The data sampled from the components is combined into a unified stream which is independent of the various clocking domain. The unified stream is transmitted across one more data lanes of a video link along with corresponding audio and/or video data in real time.

    Abstract translation: 具有数据通道的视频设备和操作视频设备的方法包括响应于视频设备的操作而产生性能监视和/或调试数据。 所生成的数据从在各种计时域中操作的视频设备的组件中进行采样。 从组件采集的数据被组合成独立于各种时钟域的统一流。 统一的数据流通过视频链路的多个数据通道连同相应的音频和/或视频数据实时传输。

    METHOD AND SYSTEM FOR CONSTANT TIME CRYPTOGRAPHY USING A CO-PROCESSOR
    4.
    发明申请
    METHOD AND SYSTEM FOR CONSTANT TIME CRYPTOGRAPHY USING A CO-PROCESSOR 审中-公开
    使用CO处理器的恒定时间分析的方法和系统

    公开(公告)号：US20160352509A1

    公开(公告)日：2016-12-01

    申请号：US14529238

    申请日：2014-10-31

    Applicant: ATI Technologies ULC ,  Advanced Micro Devices, Inc.

    Inventor： Winthrop Wu ,  James Goodman ,  Martin Kiernicki ,  Yoichi Shimokawa ,  William Thomas Morrison ,  Creighton Eldridge ,  David Kaplan

    IPC: H04L9/00 ,  H04L9/30 ,  H04L9/06

    CPC classification number: H04L9/003 ,  G09C1/00 ,  H04L9/0631 ,  H04L9/302 ,  H04L9/3066 ,  H04L2209/08

    Abstract: The present disclosure presents methods, apparatuses, and systems to bolster communication security, and more particularly to utilize a constant time cryptographic co-processor engine for such communication security. For example, the disclosure includes a method for secure communication, comprising receiving encrypted data at a receiving device; obtaining a randomization for at least one bit of the encrypted data; modifying an execution of a cryptographic algorithm on the at least one bit to obtain a randomized cryptographic algorithm based on the randomization; and executing the randomized cryptographic algorithm on the at least one bit of encrypted data to recover original data associated with the encrypted data.

    Abstract translation: 本公开提供了用于加强通信安全性的方法，装置和系统，更具体地，涉及利用用于这种通信安全性的恒定时间密码协处理器引擎。 例如，本公开包括一种用于安全通信的方法，包括在接收设备处接收加密数据; 获得加密数据的至少一位的随机化; 修改所述至少一个比特上的加密算法的执行以获得基于所述随机化的随机加密算法; 以及对所述加密数据的至少一位执行所述随机加密算法，以恢复与所述加密数据相关联的原始数据。

    METHODS AND APPARATUS FOR SOFTWARE CHAINING OF CO-PROCESSOR COMMANDS BEFORE SUBMISSION TO A COMMAND QUEUE
    5.
    发明申请
    METHODS AND APPARATUS FOR SOFTWARE CHAINING OF CO-PROCESSOR COMMANDS BEFORE SUBMISSION TO A COMMAND QUEUE 审中-公开
    在提交给指挥队伍之前，协调处理者命令的软件链接的方法和装置

    公开(公告)号：US20150121393A1

    公开(公告)日：2015-04-30

    申请号：US14529299

    申请日：2014-10-31

    Applicant: Advanced Micro Devices, Inc.

    Inventor： Winthrop Wu

    IPC: G06F9/50

    CPC classification number: G06F9/544 ,  G06F9/5016

    Abstract: Methods and apparatus of interleaving two or more workloads are presented herein. The methods and apparatus may comprise a schedule controller and a coprocessor. The schedule controller is operative to utilize the first storage unit to manage context stored therein that allows for the coprocessor to interleave the two or more workloads that can be directly supported by the first storage unit. The coprocessor includes a dedicated first storage unit and an engine.

    Abstract translation: 本文介绍了交织两个或多个工作负载的方法和装置。 方法和装置可以包括调度控制器和协处理器。 调度控制器可操作以利用第一存储单元来管理其中存储的上下文，其允许协处理器交错可由第一存储单元直接支持的两个或多个工作负载。 协处理器包括专用的第一存储单元和引擎。

    METHODS AND APPARATUS FOR STORING AND DELIVERING COMPRESSED DATA
    6.
    发明申请
    METHODS AND APPARATUS FOR STORING AND DELIVERING COMPRESSED DATA 审中-公开
    用于存储和传送压缩数据的方法和装置

    公开(公告)号：US20140344486A1

    公开(公告)日：2014-11-20

    申请号：US14282004

    申请日：2014-05-20

    Applicant: Advanced Micro Devices, Inc.

    Inventor： Winthrop Wu ,  Sebastien Nussbaum

    IPC: G06F13/28 ,  H04N1/32

    CPC classification number: H04N17/00 ,  G06F3/1423 ,  G06F13/28 ,  G09G5/006 ,  G09G2350/00 ,  G09G2370/047 ,  G09G2370/10 ,  H04N1/32571 ,  H04N17/04 ,  H04N21/43632 ,  H04N21/44231 ,  H04N21/6582

    Abstract: Methods and apparatus for storing and delivering compressed data are disclosed. In one embodiment, a direct memory access (DMA) unit with a lossless coder/decoder (CODEC) receives uncompressed data. The direct memory access unit then compresses the uncompressed data to produce lossless compressed data, and stores the lossless compressed data in a memory, wherein the compressing operation and the storing operation are each part of a direct memory access (DMA) write operation. In another embodiment, the direct memory access (DMA) unit receives lossless compressed data. The direct memory access unit then decompresses the compressed data to produce lossless decompressed data, and delivers the decompressed data to an output device, wherein the decompressing operation and the receiving operation are each part of a direct memory access (DMA) read operation.

    Abstract translation: 公开了用于存储和传送压缩数据的方法和装置。 在一个实施例中，具有无损编码器/解码器（CODEC）的直接存储器访问（DMA）单元接收未压缩的数据。 直接存储器访问单元然后压缩未压缩数据以产生无损压缩数据，并将无损压缩数据存储在存储器中，其中压缩操作和存储操作都是直接存储器存取（DMA）写入操作的一部分。 在另一个实施例中，直接存储器访问（DMA）单元接收无损压缩数据。 直接存储器存取单元然后解压缩压缩数据以产生无损解压缩数据，并将解压缩数据传送到输出设备，其中解压缩操作和接收操作都是直接存储器访问（DMA）读取操作的一部分。

Patent Agency Ranking