-
公开(公告)号:US20180275230A1
公开(公告)日:2018-09-27
申请号:US15935715
申请日:2018-03-26
申请人: Michael TRAKIMAS
发明人: Michael TRAKIMAS
CPC分类号: G01R33/3621 , G01R33/302 , G01R33/3607 , G01R33/3628 , G01R33/543
摘要: Various approaches of receiving signals in integrated circuitry include implementing a voltage-mode passive mixer for down-converting the frequency of the received signals, a baseband output buffer, and a transconductance amplifier coupled between the voltage-mode passive mixer and baseband output buffer for presenting a high-impedance load to the voltage-mode passive mixer and shielding the baseband output buffer from a high-frequency feedthrough.
-
公开(公告)号:US10551451B2
公开(公告)日:2020-02-04
申请号:US15935717
申请日:2018-03-26
摘要: Various approaches of receiving signals in integrated circuitry include implementing two successive stages of signal manipulation and employing an interface having an AC coupling network and buffer circuits for decoupling the output impedance and common-mode level of the first stage of signal manipulation from the input impedance and common-mode level of the second stage of signal manipulation without degrading the performance of either stage.
-
公开(公告)号:US10545205B2
公开(公告)日:2020-01-28
申请号:US15935715
申请日:2018-03-26
申请人: Michael Trakimas
发明人: Michael Trakimas
摘要: Various approaches of receiving signals in integrated circuitry include implementing a voltage-mode passive mixer for down-converting the frequency of the received signals, a baseband output buffer, and a transconductance amplifier coupled between the voltage-mode passive mixer and baseband output buffer for presenting a high-impedance load to the voltage-mode passive mixer and shielding the baseband output buffer from a high-frequency feedthrough.
-
公开(公告)号:US20180275231A1
公开(公告)日:2018-09-27
申请号:US15935717
申请日:2018-03-26
CPC分类号: G01R33/3621 , G01R33/302 , G01R33/3607 , G01R33/3628 , G01R33/543
摘要: Various approaches of receiving signals in integrated circuitry include implementing two successive stages of signal manipulation and employing an interface having an AC coupling network and buffer circuits for decoupling the output impedance and common-mode level of the first stage of signal manipulation from the input impedance and common-mode level of the second stage of signal manipulation without degrading the performance of either stage.
-
公开(公告)号:US20180275232A1
公开(公告)日:2018-09-27
申请号:US15935815
申请日:2018-03-26
CPC分类号: G01R33/3621 , G01R33/302 , G01R33/3607 , G01R33/3628 , G01R33/543
摘要: Various approaches of adjusting a gain of received signals in integrated circuitry include implementing an open-loop source-degenerated amplifier having a pair of input devices for amplifying the received signals; boosting an effective transconductance of the input devices (e.g., using a pair of super-gm feedback loops); and setting a bias current of devices in the open-loop source-degenerated amplifier (e.g., using a constant-gm bias circuit.)
-
-
-
-