IMPLEMENTING A RECEIVED ADD PROGRAM COUNTER IMMEDIATE SHIFT (ADDPCIS) INSTRUCTION USING A MICRO-CODED OR CRACKED SEQUENCE

    公开(公告)号:US20180365011A1

    公开(公告)日:2018-12-20

    申请号:US16111873

    申请日:2018-08-24

    IPC分类号: G06F9/30 G06F9/355 G06F8/41

    摘要: A computer program product for implementing a received add program counter immediate shift (ADDPCIS) instruction using a micro-coded or cracked sequence is provided. The computer program product includes a computer readable storage medium having program instructions embodied therewith. The program instructions are readable and executable by a processing circuit to cause the processing circuit to recognize register operand and integer terms associated with the ADDPCIS instruction, set a value of a target register associated with the ADDPCIS instruction in accordance with the integer term summed with another term by obtaining a next instruction address (NIA), moving an architecturally defined register file from a first temporary register to a general purpose register and adding a shifted immediate constant to a value stored in a second temporary register.

    Configurable code fingerprint
    42.
    发明授权

    公开(公告)号:US10157119B2

    公开(公告)日:2018-12-18

    申请号:US15289513

    申请日:2016-10-10

    摘要: A method, computer program product, and system performing a method that include a processor defining a code fingerprint by obtaining parameters describing at least one of an event type or an event. The code fingerprint includes a first sequence. The processor loads the code fingerprint into a register accessible to the processor. Concurrent with executing a program, the processor obtains the code fingerprint from the register and identifies the code fingerprint in the program by comparing a second sequence in the program to the first sequence. Based on identifying the code fingerprint in the program, the processor alerts a runtime environment where the program is executing.

    Virtualization in a bi-endian-mode processor architecture

    公开(公告)号:US10152324B2

    公开(公告)日:2018-12-11

    申请号:US14477899

    申请日:2014-09-05

    摘要: Embodiments of methods and computer program products disclosed herein relate to processor architecture. One such method includes the processor obtaining an instruction. The instruction specifies an operation, and also specifies one of the registers as a source register and one of the registers as a destination register. The method also includes the processor obtaining an endian mode and determining that the instruction is an element-ordering-sensitive instruction. Based on the determination that the instruction is an element-ordering-sensitive instruction, the processor executes the instruction by performing the operation on the elements of the source register in accordance with the endian mode and writing a result of the operation to the destination register.

    SHARING SNAPSHOTS ACROSS SAVE REQUESTS
    49.
    发明申请

    公开(公告)号:US20180300153A1

    公开(公告)日:2018-10-18

    申请号:US15489923

    申请日:2017-04-18

    IPC分类号: G06F9/38 G06F9/30

    摘要: Snapshots are shared across save requests. A request to take a snapshot of one or more architected registers is obtained, and a determination is made as to whether the one or more architected registers have been modified since a previous snapshot that includes the one or more architected registers was taken. Based on determining the one or more architected registers have not been modified, the previous snapshot is used to satisfy the request to take the snapshot.

    DYNAMICALLY SELECTING VERSION OF INSTRUCTION TO BE EXECUTED

    公开(公告)号:US20180253304A1

    公开(公告)日:2018-09-06

    申请号:US15449183

    申请日:2017-03-03

    IPC分类号: G06F9/30

    摘要: Dynamically selecting a version of an instruction to be executed. Based on processing, a version of an instruction to be executed is selected. The selecting chooses the version from a plurality of versions of instructions. The plurality of versions of instructions including an architected version and another version different from the architected version. The version of the instruction selected for execution is executed.