METHOD FOR USING LOCAL BMC TO ALLOCATE SHARED GPU RESOURCES INSIDE NVME OVER FABRICS SYSTEM

    公开(公告)号:US20180267836A1

    公开(公告)日:2018-09-20

    申请号:US15603437

    申请日:2017-05-23

    CPC classification number: G06F9/5027 G06F2209/509

    Abstract: According to one general aspect, a system may include a non-volatile memory (NVM), a resource arbitration circuit, and a shared resource. The non-volatile memory may be configured to store data and manage the execution of a task. The non-volatile memory may include a network interface configured to receive data and the task, a NVM processor configured to determine if the processor will execute that task or if the task will be assigned to a shared resource within the system, and a local communication interface configured to communicate with at least one other device within the system. The resource arbitration circuit may be configured to receive a request to assign the task to the shared resource, and manage the execution of the task by the shared resource. The shared resource may be configured to execute the task.

    SELF-CONFIGURING BASEBOARD MANAGEMENT CONTROLLER (BMC)

    公开(公告)号:US20180074984A1

    公开(公告)日:2018-03-15

    申请号:US15345509

    申请日:2016-11-07

    CPC classification number: G06F13/36 G11C16/04

    Abstract: A Baseboard Management Controller (BMC) (125) that may configure itself is disclosed. The BMC (125) may include an access logic (415) to determine a configuration of a chassis (105) that includes the BMC (125). The BMC (125) may also include a built-in self-configuration logic (420) to configure the BMC (125) responsive to the configuration of the chassis (105). The BMC (125) may self-configure without using any BIOS, device drivers, or operating systems.

    MODULAR SYSTEM ARCHITECTURE FOR SUPPORTING MULTIPLE SOLID-STATE DRIVES

    公开(公告)号:US20250103533A1

    公开(公告)日:2025-03-27

    申请号:US18973890

    申请日:2024-12-09

    Abstract: A rack-mountable data storage system includes: a chassis including one or more switchboards; a midplane interfacing with the one or more switchboards; and one or more data storage devices removably coupled to the midplane using a connector. At least one data storage device of the one or more data storage devices include a logic device to interface with the midplane. The logic device provides a device-specific interface of a corresponding data storage device with the midplane. The at least one data storage device is configured using the logic device according to a first protocol based on a signal on a pin of the connector, and the at least one data storage device is reconfigurable according to a second protocol based on a change of the signal on the pin of the connector using the logic device.

    SYSTEMS, METHODS, AND APPARATUS FOR SUPPORTING MULTIPLE CONNECTORS ON STORAGE DEVICES

    公开(公告)号:US20230289073A1

    公开(公告)日:2023-09-14

    申请号:US18200567

    申请日:2023-05-22

    CPC classification number: G06F3/0625 G06F3/0659 G06F3/0679

    Abstract: A storage device may include a connector comprising a power management pin, a detector circuit configured to detect a transition of a power management signal received on the power management pin, and a power management circuit capable of configuring power to at least a portion of the storage device based, at least in part, on the detector circuit detecting a transition of the power management signal. The connector may further include a port enable pin, and the power management circuit may be configured to be disabled based, at least in part, on a state of the port enable pin. A storage device may include a connector comprising a power management pin, a nonvolatile memory, and a power management circuit configured to operate in a first power management mode based on determining a first state of the nonvolatile memory.

Patent Agency Ranking