知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

51 records (took 0.028 seconds)

    REMOTE DIRECT ATTACHED MULTIPLE STORAGE FUNCTION STORAGE DEVICE
    31.
    发明申请
    REMOTE DIRECT ATTACHED MULTIPLE STORAGE FUNCTION STORAGE DEVICE 有权

    公开(公告)号：US20210247935A1

    公开(公告)日：2021-08-12

    申请号：US17105497

    申请日：2020-11-25

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Amir BEYGI ,  Jimmy LAU ,  Ramdas P. KACHARE

    IPC: G06F3/06

    Abstract: A multiple function storage device is disclosed. The multiple function storage device may include an enclosure, a storage device associated with the enclosure, and an bridging device associated with the enclosure. The storage device may include a connector to receive a first message using a first protocol originating at a host, a physical function (PF) and a virtual function (VF) exposed by the storage device via the connector, storage for data relating to the first message, and a controller to manage writing a write data to the storage and reading a read data from the storage. The bridging device may include an embedded network interface controller (eNIC) to receive a second message using a second protocol from the host, a write buffer to store the write data to be written to the storage device by the host, a read buffer to store the read data to be read from the storage device for the host, a bridge circuit to translate the second message using the second protocol into the first message using the first protocol, and a root port to identify the storage device and to transmit the first message to the VF. The bridging device may be configured to map the host to the VF.

    SYSTEMS AND METHODS FOR MESSAGE TUNNELING
    33.
    发明申请
    SYSTEMS AND METHODS FOR MESSAGE TUNNELING 有权

    公开(公告)号：US20210089477A1

    公开(公告)日：2021-03-25

    申请号：US16794217

    申请日：2020-02-18

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Zvi GUZ ,  Son T. PHAM ,  Anahita SHAYESTEH ,  Xuebin YAO ,  Oscar Prem PINTO

    IPC: G06F13/16 ,  G06F13/42 ,  G06F9/54 ,  G06F3/06

    Abstract: According to one general aspect, a device may include a host interface circuit configured to communicate with a host device via a data protocol that employs data messages. The device may include a storage element configured to store data in response to a data message. The host interface circuit may be configured to detect when a tunneling command is embedded within the data message; extract a tunneled message address information from the data message; retrieve, via the tunneled message address information, a tunneled message stored in a memory of the host device; and route the tunneled message to an on-board processor and/or data processing logic. The on-board processor and/or data processing logic may be configured to execute one or more instructions in response to the tunneled message.

    DEEP SOLID STATE DEVICE (DEEP-SSD): A NEURAL NETWORK BASED PERSISTENT DATA STORAGE
    34.
    发明申请
    DEEP SOLID STATE DEVICE (DEEP-SSD): A NEURAL NETWORK BASED PERSISTENT DATA STORAGE 审中-公开

    公开(公告)号：US20200159445A1

    公开(公告)日：2020-05-21

    申请号：US16430408

    申请日：2019-06-03

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Manali SHARMA

    IPC: G06F3/06 ,  G06N3/08

    Abstract: According to one general aspect, an apparatus may include a host interface circuit configured to receive a memory access request, wherein the memory access request is associated with a data set. The apparatus may include a non-volatile memory storage circuit configured to create and store a transformed data set. The apparatus may include a translation circuit comprising at least one machine learning circuit. The translation circuit may be configured to: in response to a write memory access, convert an original version of the data set to the transformed data set, and in response to a read memory access, convert the transformed data set to a reconstructed data set.

    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION
    37.
    发明申请
    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION 审中-公开

    公开(公告)号：US20190272241A1

    公开(公告)日：2019-09-05

    申请号：US16124179

    申请日：2018-09-06

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Fred WORLEY ,  Harry ROGERS ,  Wentao WU ,  Nagarajan SUBRAMANIYAN

    IPC: G06F13/16 ,  G06F13/40 ,  G06F13/42

    Abstract: A system is disclosed. The system may include a processor running an application program and a memory storing data being used by the application program. An upstream port enables communication with the processor; a downstream port enables communication with a storage device. The system may also include an acceleration module implemented using hardware and including an Acceleration Platform Manager (APM-F) to execute an acceleration instruction. The storage device may include an endpoint of the storage device for communicating with the acceleration module, a physical function (PF) to expose the storage device, a second function to expose the acceleration module, a controller to manage operations of the storage device, storage for application data for the application program, and a storage device Acceleration Platform Manager (APM-S) to assist the APM-F in executing the acceleration instruction. A downstream filter associated with the downstream port may intercept an acceleration instruction associated with a downstream Filter Address Range (FAR) received from the storage device and deliver the acceleration instruction to the APM-F, the acceleration instruction being. An upstream filter associated with the upstream port may intercept an acceleration instruction received from the processor and deliver the second acceleration instruction to the APM-F. The processor, the acceleration module, and the storage device may communicate via a Peripheral Component Interconnect Exchange (PCIe) bus. The acceleration module may support performing the acceleration instruction on the application data on the storage device for the application program without loading the application data into the memory.

    SYSTEMS AND METHODS FOR MESSAGE TUNNELING
    38.
    发明申请
    SYSTEMS AND METHODS FOR MESSAGE TUNNELING 有权

    公开(公告)号：US20250077446A1

    公开(公告)日：2025-03-06

    申请号：US18951627

    申请日：2024-11-18

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Zvi GUZ ,  Son T. PHAM ,  Anahita SHAYESTEH ,  Xuebin YAO ,  Oscar Prem PINTO

    IPC: G06F13/16 ,  G06F3/06 ,  G06F9/54 ,  G06F13/42

    Abstract: According to one general aspect, a device may include a host interface circuit configured to communicate with a host device via a data protocol that employs data messages. The device may include a storage element configured to store data in response to a data message. The host interface circuit may be configured to detect when a tunneling command is embedded within the data message; extract a tunneled message address information from the data message; retrieve, via the tunneled message address information, a tunneled message stored in a memory of the host device; and route the tunneled message to an on-board processor and/or data processing logic. The on-board processor and/or data processing logic may be configured to execute one or more instructions in response to the tunneled message.

Patent Agency Ranking