知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

21 records (took 0.016 seconds)

    SYSTEMS, METHODS, AND DEVICES FOR QUEUE AVAILABILITY MONITORING
    12.
    发明申请
    SYSTEMS, METHODS, AND DEVICES FOR QUEUE AVAILABILITY MONITORING 有权

    公开(公告)号：US20210397456A1

    公开(公告)日：2021-12-23

    申请号：US17001674

    申请日：2020-08-24

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Chao YANG ,  Wentao WU ,  Glenn YU ,  Wei ZHAO ,  Fnu VIKRAM SINGH ,  Xiaoyi ZHANG ,  Yong YANG

    IPC: G06F9/38 ,  G06F9/30 ,  G06F11/30

    Abstract: A method may include determining, with a queue availability module, that an entry is available in a queue, asserting a bit in a register based on determining that an entry is available in the queue, determining, with a processor, that the bit is asserted, and processing, with the processor, the entry in the queue based on determining that the bit is asserted. The method may further include storing the register in a tightly coupled memory associated with the processor. The method may further include storing the queue in the tightly coupled memory. The method may further include determining, with the queue availability module, that an entry is available in a second queue, and asserting a second bit in the register based on determining that an entry is available in the second queue. The method may further include finding the first bit in the register using a find first instruction.

    COST-EFFECTIVE SOLID STATE DISK DATA PROTECTION METHOD FOR HOT REMOVAL EVENT
    17.
    发明公开
    COST-EFFECTIVE SOLID STATE DISK DATA PROTECTION METHOD FOR HOT REMOVAL EVENT 审中-公开

    公开(公告)号：US20230288974A1

    公开(公告)日：2023-09-14

    申请号：US18200562

    申请日：2023-05-22

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Sompong Paul OLARIG ,  Ramdas P. KACHARE ,  Wentao WU

    IPC: G06F1/30 ,  G06F1/28 ,  G06F3/06

    CPC classification number: G06F1/30 ,  G06F1/28 ,  G06F3/0679 ,  G06F3/0659 ,  G06F3/0604

    Abstract: A system is disclosed that provides emergency backup power to a solid-state drive (SSD) that may not contain any internal supercapacitors. The SSD may include a first connector and a hold-up power supply. The first connector may have a predetermined form factor and may being capable of being connected to a corresponding connector of a midplane of a storage system. The first connector may include a main power connection that is connected to a main power supply of the midplane if the first connector is connected to the corresponding connector of the midplane. The hold-up power supply may be internal to the SSD, and may receive hold-up energy from an external energy source for a predetermined amount of time after the first connector has been disconnected from the main power connection of the midplane so that the SSD may store any host data write requests that the SSD has acknowledged.

    SYSTEMS AND METHODS FOR SUPPORTING INTER-CHASSIS MANAGEABILITY OF NVME OVER FABRICS BASED SYSTEMS
    18.
    发明申请
    SYSTEMS AND METHODS FOR SUPPORTING INTER-CHASSIS MANAGEABILITY OF NVME OVER FABRICS BASED SYSTEMS 有权

    公开(公告)号：US20210286747A1

    公开(公告)日：2021-09-16

    申请号：US17336877

    申请日：2021-06-02

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Sompong Paul OLARIG ,  Son T. PHAM ,  Ramdas KACHARE ,  Wentao WU

    IPC: G06F13/40 ,  G06F13/16 ,  G06F3/06

    Abstract: A data storage system includes: a plurality of Ethernet solid-state drive (SSD) chassis including at least one switching Ethernet SSD chassis and one or more switchless Ethernet SSD chassis. The at least one switching Ethernet SSD chassis comprises an Ethernet switch, a first baseboard management controller (BMC), and a first management local area network (LAN) port. At least one of the one or more switchless Ethernet SSD chassis comprises an Ethernet repeater, a second BMC, and a second management LAN port. The first management LAN port of the at least one switching Ethernet SSD chassis and the second management LAN port are connected. The first BMC collects status of the at least one of the one or more switches Ethernet SSD chassis from the second BMC via a connection between the first management LAN port and the second management LAN port and provide device information of the at least one of the one or more switches Ethernet SSD chassis and the at least one switching Ethernet SSD chassis to a system administrator.

    COST-EFFECTIVE SOLID STATE DISK DATA PROTECTION METHOD FOR HOT REMOVAL EVENT
    19.
    发明申请
    COST-EFFECTIVE SOLID STATE DISK DATA PROTECTION METHOD FOR HOT REMOVAL EVENT 有权

    公开(公告)号：US20210240245A1

    公开(公告)日：2021-08-05

    申请号：US17235907

    申请日：2021-04-20

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Sompong Paul OLARIG ,  Ramdas P. KACHARE ,  Wentao WU

    IPC: G06F1/30 ,  G06F1/28 ,  G06F3/06

    Abstract: A system is disclosed that provides emergency backup power to a solid-state drive (SSD) that may not contain any internal supercapacitors. The SSD may include a first connector and a hold-up power supply. The first connector may have a predetermined form factor and may being capable of being connected to a corresponding connector of a midplane of a storage system. The first connector may include a main power connection that is connected to a main power supply of the midplane if the first connector is connected to the corresponding connector of the midplane. The hold-up power supply may be internal to the SSD, and may receive hold-up energy from an external energy source for a predetermined amount of time after the first connector has been disconnected from the main power connection of the midplane so that the SSD may store any host data write requests that the SSD has acknowledged.

    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION
    20.
    发明申请
    NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION 审中-公开

    公开(公告)号：US20200159679A1

    公开(公告)日：2020-05-21

    申请号：US16752612

    申请日：2020-01-24

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Ramdas P. KACHARE ,  Fred WORLEY ,  Harry ROGERS ,  Wentao WU ,  Nagarajan SUBRAMANIYAN

    IPC: G06F13/16 ,  G06F13/42 ,  G06F13/40

    Abstract: A system is disclosed. The system may include a processor running an application program and a memory storing data being used by the application program. An upstream interface enables communication with the processor; a downstream interface enables communication with a storage device. The system may also include an acceleration module implemented using hardware and including an Acceleration Platform Manager (APM-F) to execute an acceleration instruction. The storage device may include an endpoint of the storage device for communicating with the acceleration module, a controller to manage operations of the storage device, storage for application data for the application program, and a storage device Acceleration Platform Manager (APM-S) to assist the APM-F in executing the acceleration instruction. The processor, the acceleration module, and the storage device may communicate via a Peripheral Component Interconnect Exchange (PCIe) bus. The acceleration module may support performing the acceleration instruction on the application data on the storage device for the application program without loading the application data into the memory.

Patent Agency Ranking