-
公开(公告)号:US09583065B2
公开(公告)日:2017-02-28
申请号:US14692625
申请日:2015-04-21
Applicant: Samsung Display Co., Ltd.
Inventor: Bo-Yong Chung , Chul-Kyu Kang , Hae-Yeon Lee
CPC classification number: G09G3/3677 , G09G3/3266 , G09G2310/0286 , G09G2310/0289 , G09G2310/06 , G09G2310/08 , G11C19/28
Abstract: A gate driver and a display device having the same are disclosed. In one aspect, the gate driver includes a plurality of stages configured to respectively output a plurality of gate output signals. An N-th stage includes a first input circuit configured to boost a first input signal to a first signal and transmit the first input signal to a first node. A second input circuit is configured to boost the first input signal to a second signal and transmit the fifth clock signal and a first direct current (DC) voltage to a second node. A stabilizing circuit is configured to boost a second input signal to a third signal, boost a second node signal to a fourth signal, and stabilize a first node signal. An initializing circuit is configured to initialize voltages at the first and second nodes and the first to fourth signals.
Abstract translation: 公开了一种栅极驱动器和具有该栅极驱动器的显示装置。 在一个方面,栅极驱动器包括被配置为分别输出多个栅极输出信号的多个级。 第N级包括被配置为将第一输入信号升压到第一信号并将第一输入信号发送到第一节点的第一输入电路。 第二输入电路被配置为将第一输入信号升压到第二信号,并将第五时钟信号和第一直流(DC)电压发送到第二节点。 稳定电路被配置为将第二输入信号升压到第三信号,将第二节点信号升压到第四信号,并稳定第一节点信号。 初始化电路被配置为初始化第一和第二节点处的电压以及第一至第四信号。
-
公开(公告)号:US09299289B2
公开(公告)日:2016-03-29
申请号:US14571151
申请日:2014-12-15
Applicant: Samsung Display Co., Ltd.
Inventor: Dong-Wook Park , Chul-Kyu Kang , Keum-Nam Kim
IPC: G09G3/32
CPC classification number: G09G3/3233 , G09G2300/0819 , G09G2300/0852 , G09G2300/0861 , G09G2310/0262 , G09G2320/04 , G09G2320/043
Abstract: An organic light emitting display device is capable of securing sufficient compensation period such that a threshold voltage of a driving transistor may be compensated. A pixel includes: an organic light emitting diode; a second transistor for controlling an amount of current supplied from a first power source to the organic light emitting diode; a first capacitor having a first terminal coupled to a gate electrode of the second transistor; a first transistor coupled between a second terminal of the first capacitor and a data line, and being configured to turn on when a scan signal is supplied to a scan line; and a third transistor coupled between a gate electrode and a second electrode of the second transistor and having a turning-on period that is not overlapped with that of the first transistor. The third transistor is configured to turn on for a longer time than the first transistor.
-