公开(公告)号：US11526060B2

公开(公告)日：2022-12-13

申请号：US17066576

申请日：2020-10-09

Applicant: Samsung Display Co., Ltd.

Inventor： Gwon-Heon Ryu ,  Yang Gyu Jang ,  Kook Hyun Choi ,  Beom Jun Kim ,  Hyung Gi Jung

IPC: G02F1/1362 ,  G02F1/1368 ,  H01L27/12

Abstract: The present disclosure relates to a display device including a substrate, a gate line on the substrate, a data line crossing the gate line, a pixel connected to the gate line and the data line, and a dummy data line disposed at an edge on the substrate and crossing the gate line, wherein the dummy data line includes openings that is disposed on a portion that is near an overlapping portion with the gate line, and portions of the dummy data line separated by the openings are electrically insulated from each other.

公开(公告)号：US09934746B2

公开(公告)日：2018-04-03

申请号：US15012612

申请日：2016-02-01

Applicant: Samsung Display Co. Ltd.

Inventor： Noboru Takeuchi ,  Min Soo Kang ,  Beom Jun Kim ,  Yoon Ho Kim ,  Seong Yeol Syn ,  Hong Woo Lee

IPC: G11C19/00 ,  G09G3/36 ,  G11C19/28

CPC classification number: G09G3/3677 ,  G09G2300/0426 ,  G09G2310/0289 ,  G09G2310/08 ,  G11C19/28

Abstract: A gate driving circuit is provided. A gate driving circuit comprises a pull-up control unit including a control transistor, a pull-up unit, a carry unit which outputs a clock signal into a kth carry signal and a pull-down unit which pulls down a control node to an off voltage, wherein the control transistor includes one electrode and the other electrode connected to the control node, the one electrode and the other electrode being disposed on a gate electrode such that the one electrode and the other electrode being insulated from the gate electrode, wherein the gate electrode and the other electrode are disposed not to be overlapped with each other, and a distance between an upper surface of the gate electrode and a lower surface of the one electrode is longer than that of the upper surface of the gate electrode and a lower surface of the other electrode.

公开(公告)号：US09589519B2

公开(公告)日：2017-03-07

申请号：US14203272

申请日：2014-03-10

Applicant: Samsung Display Co., Ltd.

Inventor： Jung Hwan Hwang ,  Beom Jun Kim ,  Seong Yeol Syn ,  Bong-Jun Lee ,  You Mee Hyun

IPC: G09G3/36 ,  G11C19/28

CPC classification number: G09G3/2092 ,  G09G3/3648 ,  G09G3/3677 ,  G09G2300/0809 ,  G09G2310/0286 ,  G11C19/28

Abstract: A display panel is provided. The display panel includes a display area comprising a gate line and a data line, and a gate driver connected to a terminal of the gate line. The gate driver includes a plurality of stages that are integrated on a substrate, and each stage comprises an inverter unit, an output unit, and a Q node stabilization unit. The output unit includes a first transistor and a first capacitor, wherein the first transistor includes an input terminal for receiving a clock signal, a control terminal connected to a node Q, and an output terminal connected to a gate voltage output terminal to output a gate voltage. A Vgs voltage of a transistor in the Q node stabilization unit has a value of equal to or less than 0 V when the output unit outputs a gate-on voltage.

Abstract translation: 提供显示面板。 显示面板包括包括栅线和数据线的显示区域，以及连接到栅极线的端子的栅极驱动器。 栅极驱动器包括集成在衬底上的多个级，并且每个级包括逆变器单元，输出单元和Q结点稳定单元。 输出单元包括第一晶体管和第一电容器，其中第一晶体管包括用于接收时钟信号的输入端子，连接到节点Q的控制端子和连接到栅极电压输出端子的输出端子以输出栅极 电压。 当输出单元输出栅极导通电压时，Q节点稳定单元中的晶体管的Vgs电压具有等于或小于0V的值。