Invention Grant
US08166651B2 Through wafer vias with dishing correction methods 有权
通过具有凹陷校正方法的晶片通孔

Through wafer vias with dishing correction methods
Abstract:
A method of forming a through wafer via including forming the through wafer via (TWV) into a substrate and through a first dielectric layer over the substrate; planarizing the first dielectric layer using a chemical mechanical polish before forming a second dielectric layer; forming the second dielectric layer over the substrate and the TWV; forming at least one first contact through the second dielectric layer and to the TWV; forming at least one second contact through the second dielectric layer and the first dielectric layer directly and electrically connected to another structure upon the substrate; and forming a first metal wiring layer directly over the second dielectric layer, the first metal wiring layer directly and physically contacting the at least one first contact and the at least one second contact.
Public/Granted literature
Information query
Patent Agency Ranking
0/0