发明授权
- 专利标题: Symmetrical Exclusive-Or gate, and modification thereof to provide an analog multiplier
- 专利标题(中): 对称独占门,及其提供模拟乘法器的修改
-
申请号: US585105申请日: 1990-10-02
-
公开(公告)号: US5122687A公开(公告)日: 1992-06-16
- 发明人: Lothar Schmidt
- 申请人: Lothar Schmidt
- 申请人地址: DEX Backnang
- 专利权人: Ant Nachrichtentechnik GmbH
- 当前专利权人: Ant Nachrichtentechnik GmbH
- 当前专利权人地址: DEX Backnang
- 优先权: DEX3829164 19880827
- 主分类号: H03K19/086
- IPC分类号: H03K19/086 ; H03K19/21
摘要:
An Exclusive-Or circuit has a symmetrical arrangement of components in order to provide an identical input impedance for both input signals and to provide identical switching and signal propagation times. The circuit includes input stages (EF.sub.1, EF.sub.2 ; EF.sub.3, EF.sub.4) for receiving first and second input signals (V.sub.E1 ; V.sub.E2) and emitter followers (EF.sub.5, EF.sub.6, EF.sub.7, EF.sub.8) connected to the input stages. A current switch stage (T.sub.11, T.sub.12, T.sub.13, T.sub.14) is driven by the input stage for the first input signal, and an identical current switch stage (T.sub.21, T.sub.22, T.sub.23, T.sub.24) is driven by the input stage for the second input signal. These current switch stages are connected by load resistors (R.sub.1, R.sub.1) to one pole of an operating voltage source (U.sub.B). Another current switch stage (T.sub.15, T.sub.16), is connected between a current source (I.sub.O /2) and the current switch stage (T.sub.11, T.sub.12, T.sub.13, T.sub.14) that is driven by the input stage for the first input signal, and another identical current switch stage (T.sub.25, T.sub.26) is connected between a further current source (I.sub.O 2) and the current switch stage (T.sub.21, T.sub.22, T.sub.23, T.sub.24) that is driven by the input stage for the second input signal. These current switch stages (T.sub.15, T.sub.16, T.sub.25, T.sub.26) are driven by the emitter followers (EF.sub.5, EF.sub.6 ; EF.sub.7, EF.sub.8) that are connected to the input stages. The current sources are connected to the other pole of the operating voltage source (U.sub.B). A buffer stage (EF.sub.9, EF.sub.10, EF.sub.11, EF.sub.12) connects the load resistors to a current switch (T.sub.8, T.sub.9) which provides the output signal (U.sub.A). An analog multiplier can be made by modifying this circuitry.
公开/授权文献
信息查询
IPC分类: