Invention Grant
US4771013A Process of making a double heterojunction 3-D I.sup.2 L bipolar transistor with a Si/Ge superlattice 失效
制造具有Si / Ge超晶格的双异质结3-D I2L双极晶体管的工艺

Process of making a double heterojunction 3-D I.sup.2 L bipolar
transistor with a Si/Ge superlattice
Abstract:
A three dimensional, bipolar wafer process for integrating high voltage, high power, analog, and digital circuitry, and structure formed thereby includes a wafer of non-compensated epitaxial strata on a heavily donor doped monocrystalline silicon substrate of crystal orientation, which is etched and with three dimensional transistors formed in it. Passivation for and contacts to said circuits are established, and the circuits are interconnected. The high voltage and high power transistors include transistors of an H-bridge circuit, including at least one set of cascode double heterojunction transistors, the analog transistors include a bipolar transistor, and the digital transistors include transistors of a I.sup.2 L circuit. One method for constructing the wafer is by sequentially epitaxially depositing each strata in an UHV silicon-based MBE apparatus. Another method is by constructing guest and host wafers, each containing respective portions of the strata, and fusing said guest and host wafers together.
Public/Granted literature
Information query
Patent Agency Ranking
0/0