Invention Application
- Patent Title: PREPREG, SUBSTRATE, METAL-CLAD LAMINATE, SEMICONDUCTOR PACKAGE, AND PRINTED CIRCUIT BOARD
-
Application No.: US16954020Application Date: 2018-12-04
-
Publication No.: US20210092835A1Publication Date: 2021-03-25
- Inventor: Rihoko WATANABE , Keiko KASHIHARA , Hiroharu INOUE
- Applicant: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
- Applicant Address: JP Osaka
- Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
- Current Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
- Current Assignee Address: JP Osaka
- Priority: JP2017-244720 20171221
- International Application: PCT/JP2018/044616 WO 20181204
- Main IPC: H05K1/03
- IPC: H05K1/03 ; H01L23/12 ; H01L23/31 ; H01L23/00

Abstract:
A prepreg is used to fabricate a semiconductor package including a chip and a substrate to mount the chip thereon. The prepreg is in a semi-cured state. The substrate includes a cured product of the prepreg. The chip has: a first chip surface located opposite from the substrate; and a second chip surface located opposite from the first chip surface. The prepreg satisfies the relational expression: 0.9≤X2/X1≤1.0 (I), where X1 is a coefficient of thermal expansion of the first chip surface of the chip before the chip is mounted on the substrate, and X2 is a coefficient of thermal expansion of the first chip surface of the chip after the chip has been mounted on the substrate.
Public/Granted literature
- US11234329B2 Prepreg, substrate, metal-clad laminate, semiconductor package, and printed circuit board Public/Granted day:2022-01-25
Information query