Invention Application
- Patent Title: MULTILAYER LAMINATE AND METHOD FOR PRODUCING MULTILAYER PRINTED WIRING BOARD USING SAME
-
Application No.: US16082393Application Date: 2017-02-03
-
Publication No.: US20190110364A1Publication Date: 2019-04-11
- Inventor: Yoshihiro YONEDA
- Applicant: Mitsui Mining & Smelting Co., Ltd.
- Applicant Address: JP Tokyo
- Assignee: Mitsui Mining & Smelting Co., Ltd.
- Current Assignee: Mitsui Mining & Smelting Co., Ltd.
- Current Assignee Address: JP Tokyo
- Priority: JPPCT/JP2016/057563 20160310
- International Application: PCT/JP2017/003966 WO 20170203
- Main IPC: H05K1/16
- IPC: H05K1/16 ; H05K1/09 ; H05K3/46 ; H05K3/00 ; H05K3/06 ; H05K3/40 ; H05K1/02

Abstract:
A multi-layered board includes: a middle conductive layer; a first dielectric layer that is disposed directly on a first surface of the middle conductive layer; a second dielectric layer that is disposed directly on a second surface of the middle conductive layer; a first outer surface conductive layer that is disposed directly on an outer side of the first dielectric layer; and a second outer surface conductive layer that is disposed directly on an outer side of the second dielectric layer. The first outer surface conductive layer serves as a first outer surface of the multi-layered board, and the second outer surface conductive layer serves as a second outer surface of the multi-layered board. The middle conductive layer is solidly formed over an entire planar direction of the multi-layered board. The first dielectric layer and the second dielectric layer each independently have a thickness variation of 15% or less.
Public/Granted literature
- US11285700B2 Multilayer laminate and method for producing multilayer printed wiring board using same Public/Granted day:2022-03-29
Information query