Invention Application
US20140300002A1 Semiconductor Device and Method of Forming Conductive Vias Using Backside Via Reveal and Selective Passivation 有权
半导体器件和使用背面透视和选择性钝化形成导电通孔的方法

Semiconductor Device and Method of Forming Conductive Vias Using Backside Via Reveal and Selective Passivation
Abstract:
A semiconductor device includes a plurality of semiconductor die and a plurality of conductive vias formed in the semiconductor die. An insulating layer is formed over the semiconductor die while leaving the conductive vias exposed. An interconnect structure is formed over the insulating layer and conductive vias. The insulating layer is formed using electrografting or oxidation. An under bump metallization is formed over the conductive vias. A portion of the semiconductor die is removed to expose the conductive vias. The interconnect structure is formed over two or more of the conductive vias. A portion of the semiconductor die is removed to leave the conductive vias with a height greater than a height of the semiconductor die. A second insulating layer is formed over the first insulating layer. A portion of the second insulating layer is removed to expose the conductive via.
Information query
Patent Agency Ranking
0/0