Invention Application
US20130162293A1 Soft Error Hard Electronics Layout Arrangement and Logic Cells 有权
软错误硬电子布局布置和逻辑单元

Soft Error Hard Electronics Layout Arrangement and Logic Cells
Abstract:
A method is disclosed for creating a logic integrated circuit cell from an original logic integrated circuit gate. The method includes combining the original logic integrated circuit cell with a second circuit which takes as input a complement of inputs of the original logic integrated circuit cell and provides as output complements of the output of the original logic integrated circuit cell. The method further includes connecting the combined logic integrated circuit cells, where the outputs of the combined integrated circuit cells provide the inputs for other combined circuit cells such that, when the output of the original logic integrated circuit from a first combined logic integrated circuit cell is connected as input to a second combined logic integrated circuit cell, then the output of the second circuit in the first combined logic integrated circuit cell is always also connected to the second combined logic integrated circuit cell serving as the inverse of the input signals that come from the original logic integrated circuit cell.
Public/Granted literature
Information query
Patent Agency Ranking
0/0