发明申请
- 专利标题： BANDWIDTH MISMATCH ESTIMATION IN TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS
- 专利标题（中）： 时间间隔模拟数字转换器中的带宽误差估计
-
申请号： US13032407申请日： 2011-02-22
-
公开(公告)号： US20110193732A1公开(公告)日： 2011-08-11
- 发明人: Charles Kasimer Sestok , Fernando Alberto Mujica
- 申请人： Charles Kasimer Sestok , Fernando Alberto Mujica
- 申请人地址： US TX Dallas
- 专利权人： Texas Instruments Incorporated
- 当前专利权人： Texas Instruments Incorporated
- 当前专利权人地址： US TX Dallas
- 主分类号： H03M1/06
- IPC分类号： H03M1/06
摘要：
With high speed, high resolution time-interleaved (TI) analog-to-digital converters (ADCs), bandwidth mismatches between the various ADC branches can pose a significant problem. Previously, though, no adequate solution has been found. Here, a method and apparatus are provided that can calculate and compensate for bandwidth mismatches in a TI ADC, enabling a high speed, high resolution TI ADC to be produced.
公开/授权文献
信息查询
