Invention Application
US20030131296A1 Wrapped core linking module for accessing system on chip test 失效
包裹核心链接模块,用于访问片上系统测试

Wrapped core linking module for accessing system on chip test
Abstract:
The present invention is an architecture of wrapped core linking module for accessing system on chip test which maintains compatibility of the IEEE 1149.1 standard with not only an IEEE 1149.1 boundary scan but also cores embodied by an IEEE P1500 wrapper and is able to systematically access the system on chip test with expandability. Thus, the wrapped core linking module in accordance with this present invention includes a link control register for storing the link control configuration between cores in the scan path of a system on chip according to control signals applied from the outside boundary, a link control register controller activating said link control register for controlling to shift and update the link configuration, a switch for setting the scan path between wrapped cores based on the link control configuration of said link control register and an output logic for connecting said link control register to the test data out (TDO) of the chip in case of testing the system on chip or cores of the system on chip.
Public/Granted literature
Information query
Patent Agency Ranking
0/0