Invention Application
US20020184758A1 Method of fabricating semiconductor chip assemblies 有权
制造半导体芯片组件的方法

  • Patent Title: Method of fabricating semiconductor chip assemblies
  • Patent Title (中): 制造半导体芯片组件的方法
  • Application No.: US10210811
    Application Date: 2002-08-01
  • Publication No.: US20020184758A1
    Publication Date: 2002-12-12
  • Inventor: Thomas H. DiStefano
  • Applicant: Tessera, Inc.
  • Applicant Address: CA San Jose
  • Assignee: Tessera, Inc.
  • Current Assignee: Tessera, Inc.
  • Current Assignee Address: CA San Jose
  • Main IPC: H01R043/00
  • IPC: H01R043/00 H01R043/02
Method of fabricating semiconductor chip assemblies
Abstract:
A method of making a microelectronic package includes providing a first microelectronic element having electrically conductive parts and including first and second surfaces and providing a compliant element including a releasable adhesive over the first surface of the first microelectronic element. A second microelectronic element having electrically conductive parts is abutted against the releasable adhesive so that the second microelectronic element is releasably assembled to the first microelectronic element and the electrically conductive parts of the first and second microelectronic elements are connected to one another. The releasably assembled package is tested to determine whether the package has been properly assembled. A curable liquid is then introduced between the first and second microelectronic elements of a properly assembled package and the curable liquid is cured to permanently assemble the first and second microelectronic elements together.
Public/Granted literature
Information query
Patent Agency Ranking
0/0