Memory transaction management
Abstract:
A device includes a processor coupled to a memory. The processor is configured to assign distinct domain identifiers to each of multiple software threads. The processor is also configured to control operation of one or more components of the processor based on a number of memory transactions associated with a domain identifier.
Public/Granted literature
Information query
Patent Agency Ranking
0/0