发明授权
- 专利标题: Semiconductor system including semiconductor device for performing defective analysis
-
申请号: US18070606申请日: 2022-11-29
-
公开(公告)号: US12131791B2公开(公告)日: 2024-10-29
- 发明人: Byung Goo Cho
- 申请人: SK hynix Inc.
- 申请人地址: KR Gyeonggi-do
- 专利权人: SK hynix Inc.
- 当前专利权人: SK hynix Inc.
- 当前专利权人地址: KR Gyeonggi-do
- 代理机构: IP & T GROUP LLP
- 优先权: KR 20220111424 2022.09.02
- 主分类号: G11C29/44
- IPC分类号: G11C29/44 ; G11C29/18 ; G11C29/52
摘要:
A semiconductor system includes a controller configured to: select a plurality of fail points based on defect analysis information collected in a process stage, and provide an address designating at least one of the fail points together with a partial reset command; and a semiconductor device including a plurality of functional regions each including one or more of the fail points, the semiconductor device configured to reset, in response to the partial reset command, a sequential circuit disposed in a target functional region corresponding to the address among the functional regions.
公开/授权文献
信息查询