Invention Grant
- Patent Title: Impedance measuring semiconductor circuit
-
Application No.: US16247036Application Date: 2019-01-14
-
Publication No.: US10921359B2Publication Date: 2021-02-16
- Inventor: Hiroto Suzuki
- Applicant: RENESAS ELECTRONICS CORPORATION
- Applicant Address: JP Tokyo
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: McDermott Will & Emery LLP
- Priority: JP2018-021864 20180209
- Main IPC: G01R31/00
- IPC: G01R31/00 ; G01R27/26 ; H03F3/45

Abstract:
A provided impedance measuring semiconductor circuit can suppress the influence of sensors on the measurements of other sensors in the measurements of the sensors. According to an embodiment, an impedance measuring semiconductor circuit includes a first resistance element, an operational amplifier having a positive input terminal and an output terminal, the positive input terminal receiving a predetermined set voltage, the output terminal being coupled to one end of the first resistance element, a first output-side switch that electrically couples or decouples a first sensor and the other end of the first resistance element, a second output-side switch that electrically couples or decouples a second sensor and the other end of the first resistance element, a first input-side switch that electrically couples or decouples the first sensor and a negative input terminal, and a second input-side switch that electrically couples or decouples the second sensor and the negative input terminal.
Public/Granted literature
- US20190250197A1 IMPEDANCE MEASURING SEMICONDUCTOR CIRCUIT Public/Granted day:2019-08-15
Information query