- 专利标题: Resistive memory device having memory cell array and system including the same
-
申请号: US16195199申请日: 2018-11-19
-
公开(公告)号: US10546623B2公开(公告)日: 2020-01-28
- 发明人: Jaeho Lee , Jaeyoon Sim , Kyeongjun Lee
- 申请人: SAMSUNG ELECTRONICS CO., LTD. , POSTECH ACADEMY-INDUSTRY FOUNDATION
- 申请人地址: KR Suwon-si KR Pohang-si
- 专利权人: SAMSUNG ELECTRONICS CO., LTD.,POSTECH ACADEMY-INDUSTRY FOUNDATION
- 当前专利权人: SAMSUNG ELECTRONICS CO., LTD.,POSTECH ACADEMY-INDUSTRY FOUNDATION
- 当前专利权人地址: KR Suwon-si KR Pohang-si
- 代理机构: Sughrue Mion, PLLC
- 优先权: KR10-2018-0045743 20180419
- 主分类号: G11C11/16
- IPC分类号: G11C11/16 ; G11C11/54
摘要:
A resistive memory device includes a memory cell array in which a plurality of memory cells are arranged. Each of the plurality of memory cells includes a variable resistor comprising a first end connected to a bit line, and a second end, a row transistor connected between a row source line and the second end of the variable resistor, the row transistor being selectable by a row word line, and a column transistor connected between a column source line and the second end of the variable resistor, the column transistor being selectable by a column word line. Based on the row transistor being selected, first data is written or second data is read in a row direction of the memory cell array, and based on the column transistor being selected, the first data is written or the second data is read in a column direction of the memory cell array.
公开/授权文献
信息查询