DC SOLID-STATE CIRCUIT BREAKER WITH A SOLID-STATE AIDED AIRGAP THAT PROVIDES A FAIL-SAFE MECHANISM

    公开(公告)号:US20240305086A1

    公开(公告)日:2024-09-12

    申请号:US18179548

    申请日:2023-03-07

    Inventor: Guang Yang

    CPC classification number: H02H3/087 H02H9/043 H03K17/161

    Abstract: A DC solid-state circuit breaker is provided with a solid-state aided airgap to ensure successful interruption of current at DC conditions for providing an acceptable fail-safe mechanism in case of main power electronics failure. The DC solid-state circuit breaker comprises a sensing and control circuit configured to realize designed functions. The DC solid-state circuit breaker further comprises a power electronics section that includes a first solid-state switching component for normal operations. The DC solid-state circuit breaker further comprises an air gap section disposed in series with the power electronics section and is configured to perform fail-safe interruption and to provide isolation. The air gap section includes an isolation switch which is connected in series to a fail-safe interruption combination of a current commutation switch and a second solid-state switching component, which are connected in parallel.

    CIRCUIT TO REDUCE GATE INDUCED DRAIN LEAKAGE

    公开(公告)号:US20240213978A1

    公开(公告)日:2024-06-27

    申请号:US18180581

    申请日:2023-03-08

    Applicant: NXP B.V.

    CPC classification number: H03K17/161

    Abstract: A bootstrap switch circuit includes a transistor-based switch controlled by a first gate signal and a leakage protection transistor controlled by a second gate signal configured to reduce gate induced drain leakage in the transistor-based switch A first gate driver is included that produces a first gate signal at its output so that the first gate signal turns on the transistor-based switch during a sampling mode and turns off the transistor-based switch during a hold mode. A second gate driver is included that produces a second gate signal at its output and to receive the output signal of the bootstrap switch circuit so that the second gate signal turns on the leakage protection transistor during the sampling mode and turns off the leakage protection transistor during the hold mode and the second gate signal is based upon the output signal of the bootstrap switch circuit.

    VARIABLE RESISTOR WITH T-COIL INTEGRATED SWITCHES FOR PARASITIC MITIGATION

    公开(公告)号:US20240120912A1

    公开(公告)日:2024-04-11

    申请号:US17963084

    申请日:2022-10-10

    CPC classification number: H03K17/161 H03H11/28

    Abstract: A signal driver may include a variable termination resistor and a signal transmission line. The variable termination resistor may include one or more variable termination resistor units. Each of the one or more variable termination resistor units may include a switch connected to a first end node of the variable termination resistor; a T-coil connected to the switch; a first resistor connected to the first end node of the variable termination resistor and to the T-coil; and a second resistor connected to a second end node of the variable termination resistor and to the T-coil. The signal transmission line may be connected to the second end node of the variable termination resistor.

    CONTROL OF SEMICONDUCTOR DEVICES
    5.
    发明公开

    公开(公告)号:US20240030923A1

    公开(公告)日:2024-01-25

    申请号:US18478572

    申请日:2023-09-29

    Abstract: This application relates to control of semiconductor devices, in particular MOS devices, so as to reduce RTS/flicker noise. A circuit (100) includes a first MOS device (103, 104) and a bias controller (107). The circuit is operable in at least a first circuit state (PRO) in which the first MOS device is active to contribute to a first signal (Sout) and a second circuit state (PRST) in which the first MOS device does not contribute to the first signal. The bias controller is operable to control voltages at one or more terminals of the first MOS device to apply a pre-bias (VPB1, VPB2) during an instance of the second circuit state. The pre-bias is applied to set an occupancy state of charge carriers traps within the first MOS device, to limit noise during subsequent operation in the first circuit state. In embodiments, the bias controller is configured so that at least one parameter of the pre-bias is selectively variable in use based on one or more operating conditions.

    GATE DRIVER
    6.
    发明公开
    GATE DRIVER 审中-公开

    公开(公告)号:US20240007094A1

    公开(公告)日:2024-01-04

    申请号:US18328282

    申请日:2023-06-02

    Inventor: Hironori AKIYAMA

    CPC classification number: H03K17/08 H03K17/161 H02M1/08

    Abstract: A gate driver drives a gate of a semiconductor switching element. The gate driver includes a command signal output circuit, a pre-drive circuit and a drive circuit. The command signal output circuit outputs a current command signal that indicates a command value of a gate current as a current flowing through the gate of the semiconductor switching element. The pre-drive circuit receives the current command signal and generate a drive signal corresponding to the current command signal to output the drive signal. The drive circuit drives the gate of the semiconductor switching element based on the drive signal. The command signal output circuit switches the command value indicated by the current command signal while controlling a transient voltage at a desired target value. The drive circuit includes output circuits connected in parallel. Each of output circuits has at least one cascode circuit in which two MOSFETs are cascode-connected.

Patent Agency Ranking