Substrate processing method and substrate processing apparatus

    公开(公告)号:US11948804B2

    公开(公告)日:2024-04-02

    申请号:US17652320

    申请日:2022-02-24

    Inventor: Takumi Honda

    Abstract: A substrate processing method includes preparing a phosphoric acid processing liquid, etching a substrate and increasing a concentration of the precipitation inhibitor. The phosphoric acid processing liquid is prepared by supplying a precipitation inhibitor into a phosphoric acid aqueous solution. The substrate having a silicon oxide film and a silicon nitride film is etched by immersing the substrate in a processing tub. The concentration of the precipitation inhibitor is increased by additionally supplying the precipitation inhibitor into the phosphoric acid processing liquid when a number of substrates etched has reached a first threshold value or when a silicon concentration in the phosphoric acid processing liquid has reached a second threshold value. The etching of the substrate comprises etching a new substrate by immersing the new substrate in the processing tub in which the phosphoric acid processing liquid with the increased concentration of the precipitation inhibitor is stored.

    Semiconductor devices and methods of manufacturing

    公开(公告)号:US11915946B2

    公开(公告)日:2024-02-27

    申请号:US17804965

    申请日:2022-06-01

    Inventor: Jhon Jhy Liaw

    CPC classification number: H01L21/67075 H01L21/0334 H01L21/048

    Abstract: Semiconductor devices and their manufacturing methods are disclosed herein, and more particularly to semiconductor devices including a transistor having gate all around (GAA) transistor structures and manufacturing methods thereof. Different thickness in an epi-growth scheme is adopted to create different sheet thicknesses within the same device channel regions for use in manufacturing vertically stacked nano structure (e.g., nanosheet, nanowire, or the like) GAA devices. A GAA device may be formed with a vertical stack of nanostructures in a channel region with a topmost nanostructure of the vertical stack being thicker than the other nanostructures of the vertical stack. Furthermore, an LDD portion of the topmost nano structure may be formed as the thickest of the nanostructures in the vertical stack.

    Wafer cleaning method and apparatus therefore

    公开(公告)号:US11810796B2

    公开(公告)日:2023-11-07

    申请号:US17270332

    申请日:2019-09-16

    CPC classification number: H01L21/6704 H01L21/67075

    Abstract: The present invention relates to a method for treating the surface of a wafer with multiple liquids, comprising rotating the surface of the wafer and discharging different liquid streams onto the rotating surface in a sequence from separate outlets, wherein the discharge of liquid streams which are contiguous in the sequence overlaps during a transition phase, and wherein during the transition phase the liquid streams merge after exiting said outlets to form a merged liquid stream before impacting the rotating surface. The invention also provides a liquid dispensing device incorporating a housing holding two or more liquid delivery tubes, wherein the tubes' outlets are inwardly angled towards one another, such that in use liquid streams delivered from the outlets of the two or more liquid delivery tubes merge to form a merged liquid stream.

Patent Agency Ranking