TECHNOLOGIES FOR TESTING LIQUID METAL ARRAY INTERCONNECT PACKAGES

    公开(公告)号:US20230314503A1

    公开(公告)日:2023-10-05

    申请号:US17709630

    申请日:2022-03-31

    Abstract: Technologies for testing integrated circuit components with liquid metal interconnects are disclosed. In the illustrative embodiment, a bed of nails adapter can mate with an integrated circuit component with liquid metal interconnects. The nails pierce a sealing cap layer that seals the liquid metal interconnects, electrically coupling the nails to the liquid metal interconnects. An underside of the bed of nails adapter has an array of pads that are coupled to the nails. The array of pads may be used to mate the bed of nails adapter and integrated circuit component with several land grid array sockets for testing of the integrated circuit component. As the bed of nails adapter does not need to be removed as the integrated circuit component is moved to a new land grid array socket, the number of times the sealing cap layer is pierced by nails during testing is reduced.

    MODULE SUBSTRATE FOR SEMICONDUCTOR MODULE, SEMICONDUCTOR MODULE AND TEST SOCKET FOR TESTING THE SAME

    公开(公告)号:US20230213554A1

    公开(公告)日:2023-07-06

    申请号:US17884661

    申请日:2022-08-10

    CPC classification number: G01R1/0466 G01R1/0483 G01R31/2863 G01R31/2884

    Abstract: A module substrate for a semiconductor module includes: a wiring substrate having an upper surface and a lower surface opposite to the upper surface, wherein the wiring substrate includes a circuit wiring and a plurality of via holes extending from the upper surface to the lower surface in a thickness direction; a plurality of test terminals respectively provided on the via holes and electrically connected to the circuit wiring, and a fastening thin film provided on the wiring substrate and covering the via holes, wherein the fastening thin film has a predetermined thickness such that a portion of the fastening thin film is penetrated when an interface is pin is inserted into the portion of the fastening thin film through the via hole from the upper surface, and the portion of the penetrated fastening thin film holds the penetrating interface inspection pin.

    Test socket including conductive particles in which through-holes are formed and method for manufacturing same

    公开(公告)号:US09759742B2

    公开(公告)日:2017-09-12

    申请号:US14406882

    申请日:2013-06-18

    Applicant: ISC CO., LTD.

    Inventor: Jae Hak Lee

    Abstract: The present invention relates to a test socket that is disposed between a blood test device and a test apparatus to electrically connect a terminal of the blood test device and a pad of the test apparatus with each other. Conduction units that are arranged at positions corresponding to the terminal of the blood test device and show conductivity in a thickness direction have: conduction units that are arranged in such a manner that multiple conductive particles are arranged in the thickness direction in an elastic insulating material; and an insulating support unit that supports and insulates each of the conduction units. The conductive particles are provided with through-holes bored through one surface and another surface other than the one surface, and the through-holes are filled with the elastic insulating material.

    TEST SOCKET AND METHOD FOR TESTING A SEMICONDUCTOR PACKAGE

    公开(公告)号:US20170176493A1

    公开(公告)日:2017-06-22

    申请号:US15381435

    申请日:2016-12-16

    Inventor: Hyunguen IY

    CPC classification number: G01R1/0483 H01L22/30

    Abstract: A test socket includes a base to receive a semiconductor package, an actuator in the base, the actuator including a through-hole, and a socket pin in the through-hole of the actuator, the socket pin contacting a terminal of the semiconductor package, wherein the socket pin includes a pin body, a pin head to contact the terminal of the semiconductor package, and an inclined portion inclined with respect to a longitudinal direction of at least an upper portion of the pin body, the pin head being connected to a top end of the inclined portion, and the pin body being connected to a bottom end of the inclined portion, wherein the inclined portion contacts at least a portion of an inner sidewall of the through-hole.

    Test carrier
    10.
    发明授权

    公开(公告)号:US09645173B2

    公开(公告)日:2017-05-09

    申请号:US14405054

    申请日:2013-05-27

    Inventor: Kiyoto Nakamura

    CPC classification number: G01R1/0441 G01R1/0483 G01R31/26

    Abstract: A test carrier includes a base member and a cover member. The base member includes a multi-layer board including a wiring line that is electrically connected to a die and a base film that supports the multi-layer board. The cover member includes a frame-shaped cover frame having an opening formed therein. The size of the multi-layer board is larger than the size of the die and is smaller than the size of the opening in a direction along a surface that is opposite to the die.

Patent Agency Ranking