Semiconductor structures with shallow trench isolations
    2.
    发明授权
    Semiconductor structures with shallow trench isolations 有权
    具有浅沟槽隔离的半导体结构

    公开(公告)号:US09324603B2

    公开(公告)日:2016-04-26

    申请号:US13967558

    申请日:2013-08-15

    CPC classification number: H01L21/76224 H01L21/76229

    Abstract: A method is disclosed that includes the operations outlined below. An insulating material is disposed within a plurality of trenches on a semiconductor substrate and over the semiconductor substrate. The first layer is formed over the insulating material. The first layer and the insulating material are removed.

    Abstract translation: 公开了一种包括以下概述的操作的方法。 绝缘材料设置在半导体衬底上并在半导体衬底之上的多个沟槽内。 第一层形成在绝缘材料上。 去除第一层和绝缘材料。

Patent Agency Ranking