METHOD FOR MONITORING AN EXECUTION OF A PROGRAM CODE PORTION AND CORRESPONDING SYSTEM-ON-CHIP

    公开(公告)号:US20230342279A1

    公开(公告)日:2023-10-26

    申请号:US18306032

    申请日:2023-04-24

    CPC classification number: G06F11/3466 G06F11/3612

    Abstract: A method is provided for monitoring an execution of a selected program code portion stored in a memory address range between a start address and an end address. The method includes starting a timing when a program counter points to the start address of the selected program code portion. Current values of the program counter are compared with a set of target addresses specific to the selected program code portion including the end address of the selected program code portion. The timing is stopped when the program counter points to the end address of the selected program code portion. An error signal is generated in response to the timing duration being outside a nominal duration range specific to the selected program code portion.

    METHOD FOR EXECUTING A SOFTWARE PROGRAM BY A PROCESSING UNIT COMPRISING A COMPILATION PHASE

    公开(公告)号:US20230161863A1

    公开(公告)日:2023-05-25

    申请号:US18058130

    申请日:2022-11-22

    CPC classification number: G06F21/44

    Abstract: In an embodiment a method includes compiling, by a processor in a compiling phase, a software program intended to be executed by the processor, the processor having secure and non-secure access right level execution contexts, and/or privileged and non-privileged access right level execution contexts and generating, in the compilation phase, instructions in machine language having an exclusively secure access right level when the instructions are intended to be executed in the secure access right level execution context, and instructions having a non-privileged access right level when the instructions are intended to be executed in the non-privileged access right level execution context.

    MANAGEMENT OF A LOW-POWER MODE
    23.
    发明申请

    公开(公告)号:US20220164016A1

    公开(公告)日:2022-05-26

    申请号:US17517382

    申请日:2021-11-02

    Abstract: In an embodiment a method for managing a low-power mode of an electronic device includes at a first request for transitioning an electronic device to a low-power mode, storing values of a first counter and a second counter of the electronic device on a first edge of a first clock and at a second request for transitioning the electronic device out of the low-power mode calculating a number of periods of a second clock between a second edge of the first clock and the first edge, the second edge being later than the first edge and updating the value of the second counter with a calculated value, wherein the first clock drives the first counter and the second clock drives the second counter, the second clock being faster than the first clock.

Patent Agency Ranking