Structure of signal lines in the fan-out region of an array substrate

    公开(公告)号:US09947694B2

    公开(公告)日:2018-04-17

    申请号:US15075345

    申请日:2016-03-21

    CPC classification number: H01L27/1244 G02F1/13452 G02F1/136259 H01L27/124

    Abstract: An array substrate includes a plurality of signal lines disposed in a display area; a plurality of signal pads disposed in a non-display area; and a fan-out portion disposed in the non-display. The fan-out portion includes a plurality of fan-out lines connecting the plurality of signal lines to the plurality of signal pads. Each of the plurality of fan-out lines includes a pattern electrically connected to a corresponding signal pad of the plurality of signal pads, and a straight portion electrically connected to a corresponding signal line of the plurality of signal lines. The pattern includes a first conductive layer. The straight portion includes the first conductive layer and a second conductive layer disposed on the first conductive layer.

Patent Agency Ranking