OPTIMIZATION OF PACKET PROCESSING BY DELAYING A PROCESSOR FROM ENTERING AN IDLE STATE
    1.
    发明申请
    OPTIMIZATION OF PACKET PROCESSING BY DELAYING A PROCESSOR FROM ENTERING AN IDLE STATE 有权
    通过延迟处理器从进入空闲状态来优化分组处理

    公开(公告)号:US20140181818A1

    公开(公告)日:2014-06-26

    申请号:US14194077

    申请日:2014-02-28

    CPC classification number: G06F9/45533 G06F9/38 G06F9/5094 Y02D10/22

    Abstract: Some embodiments facilitate high performance packet-processing by enabling one or more processors that perform packet-processing to determine whether to enter an idle state or similar state. As network packets usually arrive or are transmitted in batches, the processors of some embodiments determine that more packets may be coming down a multi-stage pipeline upon receiving a first packet for processing. As a result, the processors may stay awake for a duration of time in anticipation of an incoming packet. Some embodiments keep track of the last packet that entered the first stage of the pipeline and compare that with a packet that the processor just processed in a pipeline stage to determine whether there may be more packets coming that need processing. In some embodiments, a processor may also look at a queue length of a queue associated with an upstream stage to determine whether more packets may be coming.

    Abstract translation: 一些实施例通过启用执行分组处理的一个或多个处理器来确定是否进入空闲状态或类似状态来促进高性能分组处理。 随着网络分组通常到达或批量传输,一些实施例的处理器确定在接收到用于处理的第一分组时,更多分组可能在多级流水线中下降。 结果,处理器可以在预期输入分组的情况下保持清醒一段时间。 一些实施例跟踪进入流水线的第一阶段的最后一个分组,并将其与处理器刚刚在流水线级中处理的分组进行比较,以确定是否可能有更多的分组需要处理。 在一些实施例中,处理器还可以查看与上游级相关联的队列的队列长度,以确定更多分组是否可能来临。

    Optimization of packet processing by delaying a processor from entering an idle state

    公开(公告)号:US10169060B1

    公开(公告)日:2019-01-01

    申请号:US15211958

    申请日:2016-07-15

    Abstract: Some embodiments facilitate high performance packet-processing by enabling one or more processors that perform packet-processing to determine whether to enter an idle state or similar state. As network packets usually arrive or are transmitted in batches, the processors of some embodiments determine that more packets may be coming down a multi-stage pipeline upon receiving a first packet for processing. As a result, the processors may stay awake for a duration of time in anticipation of an incoming packet. Some embodiments keep track of the last packet that entered the first stage of the pipeline and compare that with a packet that the processor just processed in a pipeline stage to determine whether there may be more packets coming that need processing. In some embodiments, a processor may also look at a queue length of a queue associated with an upstream stage to determine whether more packets may be coming.

    Optimization of packet processing by delaying a processor from entering an idle state
    3.
    发明授权
    Optimization of packet processing by delaying a processor from entering an idle state 有权
    通过延迟处理器进入空闲状态来优化数据包处理

    公开(公告)号:US09396010B2

    公开(公告)日:2016-07-19

    申请号:US14194077

    申请日:2014-02-28

    CPC classification number: G06F9/45533 G06F9/38 G06F9/5094 Y02D10/22

    Abstract: Some embodiments facilitate high performance packet-processing by enabling one or more processors that perform packet-processing to determine whether to enter an idle state or similar state. As network packets usually arrive or are transmitted in batches, the processors of some embodiments determine that more packets may be coming down a multi-stage pipeline upon receiving a first packet for processing. As a result, the processors may stay awake for a duration of time in anticipation of an incoming packet. Some embodiments keep track of the last packet that entered the first stage of the pipeline and compare that with a packet that the processor just processed in a pipeline stage to determine whether there may be more packets coming that need processing. In some embodiments, a processor may also look at a queue length of a queue associated with an upstream stage to determine whether more packets may be coming.

    Abstract translation: 一些实施例通过启用执行分组处理的一个或多个处理器来确定是否进入空闲状态或类似状态来促进高性能分组处理。 随着网络分组通常到达或批量传输,一些实施例的处理器确定在接收到用于处理的第一分组时,更多分组可能在多级流水线中下降。 结果,处理器可以在预期输入分组的情况下保持清醒一段时间。 一些实施例跟踪进入流水线的第一阶段的最后一个分组,并将其与处理器刚刚在流水线级中处理的分组进行比较,以确定是否可能有更多的分组需要处理。 在一些实施例中,处理器还可以查看与上游级相关联的队列的队列长度,以确定更多分组是否可能来临。

Patent Agency Ranking