Chip package and method for fabricating the same
Abstract:
A chip package is provided, in which includes: a packaging substrate, a chip and a plurality solder balls interposed between the packaging substrate and the chip for bonding the packaging substrate and the chip, wherein the solder balls include a first portion of a first size and a second portion of a second size that is different from the first size.
Public/Granted literature
Information query
Patent Agency Ranking
0/0