Invention Grant
US09547048B2 Circuit and method for reducing an offset component of a plurality of vertical hall elements arranged in a circle 有权
用于减少布置在圆圈中的多个垂直霍尔元件的偏移分量的电路和方法

Circuit and method for reducing an offset component of a plurality of vertical hall elements arranged in a circle
Abstract:
Output signals from two or more vertical Hall elements arranged in a circle are combined is ways that reduce an offset voltage as the two or more vertical Hall elements are sequenced to generated a sequential output signal.
Information query
Patent Agency Ranking
0/0