发明授权
- 专利标题: Non-invasive timing characterization of integrated circuits using sensitizable signal paths and sparse equations
- 专利标题(中): 使用敏感信号路径和稀疏方程的集成电路的非侵入式定时表征
-
申请号: US12550119申请日: 2009-08-28
-
公开(公告)号: US08176454B2公开(公告)日: 2012-05-08
- 发明人: Miodrag Potkonjak
- 申请人: Miodrag Potkonjak
- 申请人地址: US DE Wilmington
- 专利权人: Empire Technology Development LLC
- 当前专利权人: Empire Technology Development LLC
- 当前专利权人地址: US DE Wilmington
- 代理机构: Schwabe, Williamson & Wyatt, P.C.
- 主分类号: G06F17/50
- IPC分类号: G06F17/50
摘要:
Techniques for non-invasive, post-silicon characterization of signal propagation delay/timing of devices in an integrated circuit (IC) are generally disclosed. A system of equations may be developed based on a plurality of sensitizable signal paths (SSPs) of the IC for characterizing signal propagation delay or timing of devices within the SSPs. Input Vectors (IVs) may be selected and consecutively applied at one or more input sequential element devices of the IC associated with the SSPs with to produce corresponding output values at one or more output sequential element devices of the IC associated with the SSPs. Various pre-processing and post-processing techniques may be practiced to further improve accuracy of solution of the equations to enable efficient determination of solutions. Example techniques may include variable splitting, device clustering, IV and equation selection, and boosting, among others. Other aspects may also be disclosed and claimed.
公开/授权文献
信息查询