Invention Grant
US08129289B2 Method to deposit conformal low temperature SiO2 有权
沉积保温低温SiO2的方法

Method to deposit conformal low temperature SiO2
Abstract:
Methods of controlling critical dimensions of reduced-sized features during semiconductor fabrication through pitch multiplication are disclosed. Pitch multiplication is accomplished by patterning mask structures via conventional photoresist techniques and subsequently transferring the pattern to a sacrificial material. Spacer regions are then formed on the vertical surfaces of the transferred pattern following the deposition of a conformal material via atomic layer deposition. The spacer regions, and therefore the reduced features, are then transferred to a semiconductor substrate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0