发明授权
US08072523B2 Redundancy in column parallel or row architectures 有权
列平行或行架构的冗余

Redundancy in column parallel or row architectures
摘要:
A column circuitry architecture for an imager includes redundant column or row circuits. The column or row circuitry includes a number of redundant column or row circuits. Each column or row circuit include circuitry for controllably coupling the column or row circuit to one of plural signal lines from an array of pixels. A control mechanism is used to select a configuration of plural column or row circuits in the column or row circuitry. In this manner, some column or row circuits are decoupled from the pixel in favor of other column or row circuits. The decoupled column or row circuits may include defective or noisy circuits.
公开/授权文献
信息查询
0/0