发明授权
US07925853B2 Method and apparatus for controlling memory array gating when a processor executes a low confidence branch instruction in an information handling system 有权
当处理器在信息处理系统中执行低置信度分支指令时,用于控制存储器阵列门控的方法和装置

Method and apparatus for controlling memory array gating when a processor executes a low confidence branch instruction in an information handling system
摘要:
An information handling system includes a processor with an array power management controller. The array power management controller gates off a memory array, such as a cache, to conserve power whenever a group of instructions in a branch instruction queue together as a group exhibits a confidence in the accuracy of branch predictions of branch instructions therein that is less than a first predetermined threshold confidence threshold. In one embodiment of the information handling system, the array power management controller speculatively inhibits the gating off of the memory array when confidence in the accuracy of a branch prediction for a particular currently issued branch instruction exhibits less than a second predetermined threshold confidence threshold. In this manner, the array power management controller again allows access to the memory array in the event a branch redirect is likely.
信息查询
0/0