发明授权
- 专利标题： Data output buffer circuit
- 专利标题（中）： 数据输出缓冲电路
-
申请号： US12340882申请日： 2008-12-22
-
公开(公告)号： US07800416B2公开(公告)日： 2010-09-21
- 发明人: Yong Ju Kim , Sung Woo Han , Hee Woong Song , Ic Su Oh , Hyung Soo Kim , Tae Jin Hwang , Hae Rang Choi , Ji Wang Lee , Jae Min Jang , Chang Kun Park
- 申请人： Yong Ju Kim , Sung Woo Han , Hee Woong Song , Ic Su Oh , Hyung Soo Kim , Tae Jin Hwang , Hae Rang Choi , Ji Wang Lee , Jae Min Jang , Chang Kun Park
- 申请人地址： KR
- 专利权人： Hynix Semiconductor Inc.
- 当前专利权人： Hynix Semiconductor Inc.
- 当前专利权人地址： KR
- 代理机构： Baker & McKenzie LLP
- 优先权： KR10-2008-0089073 20080910
- 主分类号： H03K3/00
- IPC分类号： H03K3/00
摘要：
A data output circuit includes a pre-driving block configured to receive input data, generate a plurality of pull-up signals and pull-down signals, and change enable times of the pull-up signals and the pull-down signals in response to a plurality of control signals, and a main driving block configured to generate output data in response to the pull-up signals and the pull-down signals.
公开/授权文献
- US20100061167A1 DATA OUTPUT CIRCUIT 公开/授权日：2010-03-11
信息查询
