Invention Grant
US06756643B1 Dual silicon layer for chemical mechanical polishing planarization 有权
双层硅化学机械抛光平面化

Dual silicon layer for chemical mechanical polishing planarization
Abstract:
A FinFET-type semiconductor device includes a fin structure on which a relatively thin amorphous silicon layer and then an undoped polysilicon layer is formed. The semiconductor device may be planarized using a chemical mechanical polishing (CMP) in which the amorphous silicon layer acts as a stop layer to prevent damage to the fin structure.
Information query
Patent Agency Ranking
0/0