发明授权
US06720969B2 Dirty tag bits for 3D-RAM SRAM 失效
3D-RAM SRAM的脏标签位

Dirty tag bits for 3D-RAM SRAM
摘要:
An external cache management unit for use with a 3D-RAM frame buffer and suitable for use in a computer graphics system is described. The unit may reduce power consumption within the 3D-RAM by performing partial block write-back according to status information stored in an array of dirty tag bits. Periodic level one cache block cleansing is provided for during empty memory cycles.
公开/授权文献
信息查询
0/0