发明授权
- 专利标题: Digital demodulator arrangement for quadrature signals
- 专利标题(中): 用于正交信号的数字解调器装置
-
申请号: US662050申请日: 1984-10-18
-
公开(公告)号: US4583239A公开(公告)日: 1986-04-15
- 发明人: Ian A. W. Vance
- 申请人: Ian A. W. Vance
- 申请人地址: GB2 London
- 专利权人: STC plc
- 当前专利权人: STC plc
- 当前专利权人地址: GB2 London
- 优先权: GBX8328949 19831029
- 主分类号: H04L27/227
- IPC分类号: H04L27/227 ; H03D3/00 ; H04L27/152 ; H04L27/38 ; H03D1/22 ; H03D5/00 ; H04B1/30
摘要:
A direct conversion receiver in which the quadrature I and Q signals are converted into pulse density modulated digital data streams by delta-sigma modulators 14, 15. The resultant digital data streams are then processed in a logic block 18 according to predetermined logic truth tables. The digital output of the processor 18 is then converted back to an analogue signal.
公开/授权文献
信息查询