Invention Publication
- Patent Title: Sample and hold circuit and related driver circuit
-
Application No.: US18106470Application Date: 2023-02-06
-
Publication No.: US20230378972A1Publication Date: 2023-11-23
- Inventor: Jin-Yi Lin , Jhih-Siou Cheng , Yung-Te Chang , Chih-Cheng Chen
- Applicant: NOVATEK Microelectronics Corp.
- Applicant Address: TW Hsin-Chu
- Assignee: NOVATEK Microelectronics Corp.
- Current Assignee: NOVATEK Microelectronics Corp.
- Current Assignee Address: TW Hsin-Chu
- Main IPC: H03M1/46
- IPC: H03M1/46 ; H03M1/12 ; H03M1/14
Abstract:
A sample and hold (S/H) circuit includes an analog-to-digital converter (ADC), a register and a digital-to-analog converter (DAC). The ADC receives an input signal and converts the input signal into a digital code. The register, coupled to the ADC, stores the digital code. The DAC, coupled to the register, converts the digital code into an output signal.
Information query
IPC分类:
