Invention Application
US20130154067A1 Semiconductor Device and Method of Forming Vertically Offset Bond on Trace Interconnect Structure on Leadframe 有权
半导体器件和在引线框上的迹线互连结构上形成垂直偏移键的方法

  • Patent Title: Semiconductor Device and Method of Forming Vertically Offset Bond on Trace Interconnect Structure on Leadframe
  • Patent Title (中): 半导体器件和在引线框上的迹线互连结构上形成垂直偏移键的方法
  • Application No.: US13765594
    Application Date: 2013-02-12
  • Publication No.: US20130154067A1
    Publication Date: 2013-06-20
  • Inventor: Reza A. PagailaKiYoun JangHunTeak Lee
  • Applicant: Stats ChipPac, Ltd.
  • Applicant Address: SG Singapore
  • Assignee: STATS CHIPPAC, LTD.
  • Current Assignee: STATS CHIPPAC, LTD.
  • Current Assignee Address: SG Singapore
  • Main IPC: H01L23/495
  • IPC: H01L23/495
Semiconductor Device and Method of Forming Vertically Offset Bond on Trace Interconnect Structure on Leadframe
Abstract:
A semiconductor device has a vertically offset BOT interconnect structure. The vertical offset is achieved with a leadframe having a plurality of lead fingers around a die paddle. A first conductive layer is formed over the lead fingers. A second conductive layer is formed over the lead fingers. Each second conductive layer is positioned adjacent to the first conductive layer and each first conductive layer is positioned adjacent to the second conductive layer. The second conductive layer has a height greater than a height of the first conductive layer. The first and second conductive layers can have a side-by-side arrangement or staggered arrangement. Bumps are formed over the first and second conductive layers. Bond wires are electrically connected to the bumps. A semiconductor die is mounted over the die paddle of the leadframe and electrically connected to the bond wires and BOT interconnect structure.
Information query
Patent Agency Ranking
0/0