Invention Application
US20110216864A1 VARIABLE DELAY CIRCUIT AND DELAY-LOCKED LOOP INCLUDING THE SAME
有权
可变延迟电路和延迟锁定环路,包括它们
- Patent Title: VARIABLE DELAY CIRCUIT AND DELAY-LOCKED LOOP INCLUDING THE SAME
- Patent Title (中): 可变延迟电路和延迟锁定环路,包括它们
-
Application No.: US13035093Application Date: 2011-02-25
-
Publication No.: US20110216864A1Publication Date: 2011-09-08
- Inventor: Chul Woo Kim , Young Ho Kwak
- Applicant: Chul Woo Kim , Young Ho Kwak
- Applicant Address: KR Seoul
- Assignee: KOREA UNIVERSITY RESEARCH AND BUSINESS FOUNDATION
- Current Assignee: KOREA UNIVERSITY RESEARCH AND BUSINESS FOUNDATION
- Current Assignee Address: KR Seoul
- Priority: KR10-2010-0020321 20100308
- Main IPC: H04L7/00
- IPC: H04L7/00

Abstract:
The present disclosure provides a variable delay circuit comprising a delay circuit that includes a first delay unit and a second delay unit and delays an input signal to generate an output signal; a selection signal generation unit that detects a delay value of the delay circuit and generates a selection signal to select a delay unit for delaying the input signal from the first delay unit and the second delay unit; a first control unit that controls a delay value of the delay unit selected by the selection signal in response to a delay increase/decrease signal; and a second control unit that controls a delay value of the delay unit which is not selected by the selection signal.
Public/Granted literature
- US08451970B2 Variable delay circuit and delay-locked loop including the same Public/Granted day:2013-05-28
Information query