- 专利标题: Dual panel-type organic electroluminescent device and method for fabricating the same
-
申请号: US11783674申请日: 2007-04-11
-
公开(公告)号: US20070187677A1公开(公告)日: 2007-08-16
- 发明人: Jae-Yong Park , So-Haeng Cho
- 申请人: Jae-Yong Park , So-Haeng Cho
- 专利权人: LG.Philips LCD Co., Ltd.
- 当前专利权人: LG.Philips LCD Co., Ltd.
- 优先权: KR2002-0086106 20021228
- 主分类号: H01L29/08
- IPC分类号: H01L29/08
摘要:
A method of fabricating a dual panel-type active matrix organic electroluminescent device includes patterning a first metal layer to form a gate electrode, a gate line, a power line, a gate pad, and a power pad on a first substrate, forming a first insulating layer on the first substrate to cover the gate electrode, the gate pad, and the power pad, forming a semiconductor layer on the first insulating layer over the gate electrode, the semiconductor layer including an active layer of undoped amorphous silicon and an ohmic contact layer of doped amorphous silicon, forming source and drain electrodes, a data line, a first link electrode, and a data pad, wherein the source and drain electrodes are disposed on the ohmic contact layer, wherein the data line, the data pad, and the first link electrode are disposed on the first insulating layer, and wherein the first link electrode crosses the gate line, forming a channel within the active layer by etching a portion of the ohmic contact exposed between the source and drain electrodes to form a thin film transistor including the gate electrode, the semiconductor layer, the source electrode, and the drain electrode, forming a second insulating layer on the first insulating layer to cover the thin film transistor, the data line, and the data pad, forming a source contact hole, a drain contact hole, a data pad contact hole, a gate pad contact hole, and a power pad contact hole, wherein the source, drain and data pad contact holes penetrate the second insulating layer, and wherein the gate pad and power pad contact holes penetrate the first and second insulating layers, forming a connecting pattern on the pixel region on the second insulating layer using an insulating material, wherein the connecting pattern has a pillar shape and a height greater than a corresponding height of the thin film transistor, forming a connecting electrode, a power electrode, second link electrodes, a data pad terminal, a gate pad terminal, and a power pad terminal using a third metal layer.
公开/授权文献
信息查询
IPC分类: