A zero-crossing detection circuit includes a logic unit and an input stop detection unit. The logic unit is configured to estimate a zero cross of an AC signal in accordance with at least one of a first monitoring target signal and a second monitoring target signal, respectively input through diodes from a first node and a second node between which the AC signal is applied, so as to generate a zero-crossing detection signal. The input stop detection unit is configured to compare the first monitoring target signal with the second monitoring target signal after giving an offset to one of them so as to generate an input stop detection signal. The logic unit is configured to fix a logic level of the zero-crossing detection signal in accordance with the input stop detection signal.