- 专利标题: Overlay mark forming Moire pattern, overlay measurement method using same, and manufacturing method of semiconductor device using same
-
申请号: US18314433申请日: 2023-05-09
-
公开(公告)号: US12021040B2公开(公告)日: 2024-06-25
- 发明人: Hyun Chul Lee , Hyun Jin Chang , Sung Hoon Hong , Young Je Woo
- 申请人: AUROS TECHNOLOGY, INC.
- 申请人地址: KR Hwaseong-si
- 专利权人: AUROS TECHNOLOGY, INC.
- 当前专利权人: AUROS TECHNOLOGY, INC.
- 当前专利权人地址: KR Hwaseong-si
- 代理机构: NKL LAW
- 代理商 Jae Youn Kim
- 优先权: KR 20220008304 2022.01.20
- 主分类号: H01L23/544
- IPC分类号: H01L23/544 ; G03F1/42 ; G03F7/00 ; G03F7/20 ; H01L21/66
摘要:
An overlay mark, an overlay measurement method using the same, and a manufacturing method of a semiconductor device using the same are provided. The overlay mark is for measuring an overlay based on an image, is configured to determine a relative misalignment between at least two pattern layers, and includes first to fourth overlay marks. The first overlay mark has a pair of first Moire patterns disposed on a center portion of the overlay mark. The second overlay mark has a pair of second Moire patterns disposed so as to face each other with the first Moire patterns interposed therebetween. The third overlay mark has a pair of third Moire patterns disposed on a first diagonal line with the first Moire patterns interposed therebetween. The fourth overlay mark has a pair of fourth Moire patterns disposed on a second diagonal line with the first Moire patterns interposed therebetween.
公开/授权文献
信息查询
IPC分类: