Invention Grant
- Patent Title: Semiconductor structure and method for preparing the same
-
Application No.: US17465449Application Date: 2021-09-02
-
Publication No.: US11973046B2Publication Date: 2024-04-30
- Inventor: Jiashan Yin , Zuyuan Zhou , Xingtao Xue , Chengchung Lin
- Applicant: SJ Semiconductor(Jiangyin) Corporation
- Applicant Address: CN Jiangyin
- Assignee: SJ Semiconductor (Jiangyin) Corporation
- Current Assignee: SJ Semiconductor (Jiangyin) Corporation
- Current Assignee Address: CN Jiangyin
- Agency: IPRTOP LLC
- Priority: CN 2010921606.4 2020.09.04 CN 2021912435.0 2020.09.04
- Main IPC: H01L21/3065
- IPC: H01L21/3065 ; H01L23/00

Abstract:
The present disclosure provides a semiconductor structure and a method for preparing it. After planarization of the Cu layer, by means of wet etch process, Cu residues near an edge of a Cu post can be effectively removed, and a first height difference is configured to be between the Cu post and an insulating layer. Further, an Si substrate is then dry etched, so that a second height difference is configured to be between the Si substrate and the insulating layer, and the second height difference is arranged to be greater than the first height difference. In this way, a connection of Cu inside and outside the insulating layer may be further avoided, thereby effectively avoiding an influence on electrical properties of a device.
Public/Granted literature
- US20220077092A1 SEMICONDUCTOR STRUCTURE AND METHOD FOR PREPARING THE SAME Public/Granted day:2022-03-10
Information query
IPC分类: