Semiconductor structure and manufacturing method thereof
Abstract:
A method includes: bonding a plurality of interposer dies to a first redistribution layer (RDL), each of the interposer dies comprising a substrate and a second RDL below the substrate; encapsulating the first RDL and the interposer dies; reducing a thickness of the substrate of each of the interposer dies; and electrically coupling the interposer dies to a first semiconductor die.
Public/Granted literature
Information query
Patent Agency Ranking
0/0