- 专利标题: Semiconductor package having passive support wafer
-
申请号: US16349543申请日: 2016-12-29
-
公开(公告)号: US11417630B2公开(公告)日: 2022-08-16
- 发明人: Debendra Mallik , Digvijay A. Raorane , Ravindranath Vithal Mahajan , Mitul Bharat Modi
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Schwabe, Williamson & Wyatt, P.C.
- 国际申请: PCT/US2016/069308 WO 20161229
- 国际公布: WO2018/125162 WO 20180705
- 主分类号: H01L25/065
- IPC分类号: H01L25/065 ; H01L21/768 ; H01L21/822 ; H01L23/31 ; H01L23/42 ; H01L23/48 ; H01L23/00 ; H01L21/56 ; H01L25/00 ; H01L23/498 ; H01L23/367
摘要:
Semiconductor packages including passive support wafers, and methods of fabricating such semiconductor packages, are described. In an example, a semiconductor package includes a passive support wafer mounted on several active dies. The active dies may be attached to an active die wafer, and the passive support wafer may include a monolithic form to stabilize the active dies and active die wafer during processing and use. Furthermore, the passive support wafer may include a monolith of non-polymeric material to transfer and uniformly distribute heat generated by the active dies.
公开/授权文献
- US20190287942A1 SEMICONDUCTOR PACKAGE HAVING PASSIVE SUPPORT WAFER 公开/授权日:2019-09-19
信息查询
IPC分类: